

Page 16, replace the fourth full paragraph with the following paragraph:

When an input signal changes from low level to high level, a transmission delay time in the inverter shown in Fig. 5 is mainly decided by N-channel transistor's ability to drive current and is shown in the following expression:

4

$$t_{pd} = \frac{aC}{K_n} \quad (19)$$

a: constant; and

C: load capacitance of output.

IN THE CLAIMS:

Please enter the following amended claims:

1. (Amended) A method of calculating, by the use of a computer, a numerical value V_A representative of a circuit property of a logic level circuit, from a numerical value V_B , which shows a block property of a logic block included in the logic level circuit, comprising the steps of:

5

(a) calculating the V_B from a plurality of numerical values V_C , each value V_C representing a transistor property of a transistor included in the logic block; and,

(b) calculating the V_A from the V_B , and outputting V_A for use as a value representative of a circuit property of said logic level circuit.

2. (Amended) A method as in claim 1 wherein, in the step (a), each of a first group of V_C values of said plurality of numerical values V_C shows a specific transistor property of a transistor connected to an input pin of the logic block and each of second group of V_C values of said plurality of numerical values V_C shows another specific transistor property of a transistor connected to an output pin of the logic block.

3. (Amended) A method of calculating, by the use of a computer, a delay time of a signal passing through a logic level circuit which consists of a plurality of logic blocks from pin-to-pin delay time, which is delay time of a signal passing between an input pin and an output pin of a logic block, and block-to-block delay time, which is delay time of a signal passing between two logic blocks connected to each other, comprising:

(a) calculating the pin-to-pin delay time, based on a value V_C of a transistor property of a transistor included in the logic block, and the block-to-block delay time without calculating in aging caused by hot carrier effect;

(b) calculating variations of delay times that signals pass through transistors connected to the input and output pin caused by said aging; and,

(c) modifying the pin-to-pin delay time and the block-to-block delay time calculated in step (a) by the variations calculated in step (b), and outputting said modified values for use as values representative of circuit properties of said logic level circuit.

4. (Amended) A method of calculating, by the use of a computer, pin-to-pin delay time T_{iopath_aged} , which is delay time of a signal passing between an input pin and an output pin of a

logic block, and block-to-block delay time $T_{connect_aged}$, which is delay time of a signal passing between said two logic blocks connected to each other, comprising:

(a) calculating an amount of stress S_{in} cast by the input pin and an amount of stress S_{out} cast by the output pin according to the following expression:

when it is assumed that a load capacitance is represented by C [pF], constants

$$S = \alpha \left(\frac{C}{W} \right)^\beta$$

depending on change of inputted waveform are represented by α and β , and width of channel of the transistor connected to the pin is represented by W [μm];

(b) calculating an aged delay time of the input pin δ_{in} [%] and an aged delay time δ_{out} [%] according to the following expression:

when it is assumed that a constant depending on physical structure of the pin

$$\delta = \gamma \left(\frac{\tau S f}{\epsilon_1 e^{\kappa T}} \right)^{\frac{1}{\epsilon_2}}$$

is represented by γ , the term of guarantee of the LSI is represented by τ [hour], constants depending on process are represented by ϵ_1 , ϵ_2 and κ , working frequency is represented by f [Hz], and absolute temperature is represented by T [K];

(c) calculating and outputting for use as values representative of circuit properties of said logic level circuit the pin-to-pin delay time T_{iopath_aged} and the block-to-block delay time $T_{connect_aged}$ according to the following expressions:

when it is assumed that pin-to-pin delay time and block-to-block delay time

9/23

$$T_{iopath_aged} = T_{iopath_fresh} (1 + \lambda_{in} \delta_{in} + \lambda_{out} \delta_{out})$$

$$T_{connect_aged} = T_{connect_fresh} (1 + \lambda_{out} \delta_{out})$$

calculated ignoring aging caused by hot carrier effect are represented by T_{iopath_fresh} [ps] and $T_{connected_fresh}$ [ps], and ratios of delay times occurred at the input stage and the output stage to whole delay time occurred from the input pin to the output pin are represented by λ_{in} and λ_{out} .

5. (Amended) A method of calculating, by the use of a computer, a delay time occurred to a signal passing through a logic level circuit that consists of a plurality of logic blocks, comprising:

(a) calculating delay times of all said logic blocks according to the method as in claim 3; and,

(b) calculating and outputting for use as a value representative of a circuit property of said logic level circuit the delay time of the logic level circuit from the result of step

(a).

9/23

6. (Amended) A method of calculating, by the use of a computer, a delay time occurred to a signal passing through a logic level circuit that consists of a plurality of logic blocks, comprising:

(a) calculating delay times of all said logic blocks according to the method as in claim 4; and,

slc
(b) calculating and outputting for use as a value representative of a circuit property of said logic level circuit the delay time of the logic level circuit from the result of step (a).

7. (Amended) A computer-readable medium incorporating a program of instructions for calculating a numerical value V_A , which shows a property of a logic level circuit, from a numerical value V_B , which shows a property of a logic block constituting the logic level circuit, the product making a computer execute the following processes:

g
(a) calculating the V_B from a plurality of numerical value V_C , each V_C showing a property of a transistor constituting part of the logic block; and,

A
(b) calculating the V_A from the V_B , and outputting V_A for use as a value representative of a circuit property of said logic level circuit.

8. (Amended) A computer-readable medium incorporating a program of instructions as in claim 7 wherein in process (a) one V_C shows a property of a transistor connected to an input pin of the logic block and another V_C shows a property of a transistor connected to an output pin of the logic block.

slc
9. (Amended) A computer-readable medium incorporating a program of instructions for calculating a delay time of a signal passing through a logic level circuit which consists of a plurality of logic blocks from pin-to-pin delay time, which is delay time of a signal passing between an input pin and an output pin of a logic block, and block-to-block delay time, which is

delay time of a signal passing between two logic blocks connected to each other, the product making a computer execute the following processes:

- (a) calculating the pin-to-pin delay time and the block-to-block delay time without calculating in aging caused by hot carrier effect;
- (b) calculating variations of delay times that signals pass through transistors connected to the input and output pin caused by said aging; and,
- (c) modifying the pin-to-pin delay time and the block-to-block delay time calculated in step (a) by the variations calculated in step (b), and outputting said modified values for use as values representative of circuit properties of said logic level circuit.

10. (Amended) A computer-readable medium incorporating a program of instructions for calculating pin-to-pin delay time $T_{\text{io path_aged}}$, which is delay time of a signal passing between an input pin and an output pin of a logic block, and block-to-block delay time $T_{\text{connect_aged}}$, which is delay time of a signal passing between said two logic blocks connected to each other by a computer, the product making a computer execute the following processes:

- (a) calculating an amount of stress S_{in} cast by the input pin and an amount of stress S_{out} cast by the output pin according to the following expression:

when it is assumed that a load capacitance is represented by C [pF], constants

$$S = \alpha \left(\frac{C}{W} \right)^{\beta}$$

depending on change of inputted waveform are represented by α and β , and width of channel of the transistor connected to the pin is represented by W [μm];

(b) calculating an aged delay time of the input pin δ_{in} [%] and an aged delay time δ_{out} [%] according to the following expression:
when it is assumed that a constant depending on physical structure of the pin

$$\delta = \gamma \left(\frac{\tau S f}{\epsilon_1 e^{\kappa T}} \right)^{\frac{1}{\epsilon_2}}$$

is represented by γ , the term of a guarantee of the LSI is represented by τ [hour], constants depending on process are represented by ϵ_1 , ϵ_2 and κ , working frequency is represented by f [Hz], and absolute temperature is represented by T [K];

(c) calculating and outputting for use as values representative of circuit properties of said logic level circuit the pin-to-pin delay time T_{iopath_aged} and the block-to-block delay time $T_{connect_aged}$ according to the following expressions:

$$T_{iopath_aged} = T_{iopath_fresh} (1 + \lambda_{in} \delta_{in} + \lambda_{out} \delta_{out})$$
$$T_{connect_aged} = T_{connect_fresh} (1 + \lambda_{out} \delta_{out})$$

when it is assumed that pin-to-pin delay time and block-to-block delay time calculated ignoring aging caused by hot carrier effect are represented by T_{iopath_fresh} [ps] and $T_{connected_fresh}$ [ps], and ratios of delay times occurred at the input stage and the output stage to whole delay time occurred from the input pin to the output pin are represented by λ_{in} and λ_{out} .

11. (Amended) A computer-readable medium incorporating a program of instructions for calculating a delay time occurred to a signal passing through a logic level circuit that consists of a plurality of logic blocks, the product making a computer execute the following processes:

(a) calculating delay times of all said logic blocks according to the product as in claim 9; and,

(b) calculating and outputting for use as a value representative of a circuit property of said logic level circuit the delay time of the logic level circuit from the result of step (a).

12. (Amended) A computer-readable medium incorporating a program of instructions for calculating a delay time occurred to a signal passing through a logic level circuit that consists of a plurality of logic blocks, the product making a computer execute the following processes:

(a) calculating delay times of all said logic blocks according to the product as in claim 10; and,

(b) calculating and outputting for use as a value representative of a circuit property of said logic level circuit the delay time of the logic level circuit from the result of step (a).